



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,943	12/28/2000	Gavin J. Stark	042390.P9926	7954

7590 12/12/2003

R. Alan Burnett
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard, Seventh Floor
Los Angeles, CA 90025-1026

EXAMINER

GOLE, AMOL V

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 12/12/2003

5

Please find below and/or attached an Office communication concerning this application or proceeding.

50x

Office Action Summary

Application No.

09/751,943

Applicant(s)

STARK ET AL.

Examiner

Amol V. Gole

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12/28/00, 4/2/01.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☒ Claim(s) 1, 11, 13 and 14 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 December 2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

1. Receipt is acknowledged of the following papers:
 - 1) Declaration and Power of Attorney; Preliminary Amendment (4/02/01)

These papers have been placed of record in the file.

2. Claims 1-20 have been examined.

Drawings

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the in the method of Claim 15, the step of dividing the data manipulation task and the instructions having a plurality of portions must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

4. The following guidelines illustrate the preferred layout for the specification of a utility application. These guidelines are suggested for the applicant's use.

Arrangement of the Specification

As provided in 37 CFR 1.77(b), the specification of a utility application should include the following sections in order. Each of the lettered items should appear in upper case, without underlining or bold type, as a section heading. If no text follows the section heading, the phrase "Not Applicable" should follow the section heading:

(a) TITLE OF THE INVENTION.

(b) CROSS-REFERENCE TO RELATED APPLICATIONS.

(c) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR
DEVELOPMENT.

(d) INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ON A
COMPACT DISC (See 37 CFR 1.52(e)(5) and MPEP 608.05. Computer
program listings (37 CFR 1.96(c)), "Sequence Listings" (37 CFR 1.821(c)),
and tables having more than 50 pages of text are permitted to be
submitted on compact discs.) or
REFERENCE TO A "MICROFICHE APPENDIX" (See MPEP § 608.05(a).
"Microfiche Appendices" were accepted by the Office until March 1, 2001.)

(e) BACKGROUND OF THE INVENTION.

(1) Field of the Invention.

(2) Description of Related Art including information disclosed under 37 CFR 1.97 and 1.98.

(f) BRIEF SUMMARY OF THE INVENTION.

(g) BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S).

(h) DETAILED DESCRIPTION OF THE INVENTION.

(i) CLAIM OR CLAIMS (commencing on a separate sheet).

(j) ABSTRACT OF THE DISCLOSURE (commencing on a separate sheet).

(k) SEQUENCE LISTING (See MPEP § 2424 and 37 CFR 1.821-1.825. A

“Sequence Listing” is required on paper if the application discloses a nucleotide or amino acid sequence as defined in 37 CFR 1.821(a) and if the required “Sequence Listing” is not submitted as an electronic document on compact disc).

5. The specification is objected to because it lacks a “BRIEF SUMMARY OF THE INVENTION” section and the various sections appearing in the application should **not** be underlined.

6. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: A MULTIPLE COPROCESSOR
ARCHITECTURE USED TO PROCESS A PLURALITY OF SUBTASKS IN PARALLEL
IN ORDER TO IMPROVE THE EFFICIENCY IN PROCESSING A PARTICULAR TASK.

Claim Objections

7. Claims **1, 11, 13 and 14** are objected to because of the following informalities:
- 1) On line 10 in claim 1, the word "performance" should be replaced by "perform".
 - 2) On line 2 in claim 11, the word "processors" should be replaced by "coprocessors".
 - 2) On line 2 in claims 13 and 14, the word "processor" should be replaced by "coprocessor".
- Appropriate correction is required.

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims **1-12, 15-20** are rejected under 35 U.S.C. 102(b) as being anticipated by Simar, Jr. et al. (US006182203B1).

10. **In regard to claim 1:**

11. Simar et al. disclose a processing machine (fig. 1) comprising a:

- a) a data memory (fig. 1, element 3);
- b) a control engine (fig. 1, the program fetch unit 7a, instruction dispatch unit 7b, instruction decode unit 7c, control registers 10a, and control logic 10b) linked in communication with the data memory (fig. 1, linked via the data path);
- c) an instruction memory (fig. 1, program memory 2), in which instructions may be stored, having an input for receiving control information from the control engine (fig. 1, communication link 'a' between program memory and program fetch);
- d) a plurality of coprocessors (fig. 1, functional units (FU) 12a1-12a4, 12b1-12b4), each connected in communication with the data memory and the control engine, each of said control engine and plurality of coprocessors being enabled to perform simultaneous functions in response to a single instruction (control registers 10a and the control logic 10b control the execution of instructions [col. 7 lines 5-6; col. 8 lines 37-43] and all of the functional units execute the instructions simultaneously in response to a single Very Long Instruction Word (VLIW) [col. 4 lines 64-67; col. 5 line 1; col. 33, lines 46-49]).

12. In regard to claim 2:

13. Simar et al. do not explicitly disclose that the control engine comprises a microcontroller. However, the control registers (fig. 1, 10a) and control logic (fig. 1, 10b) of the control engine perform the function of controlling various processor operations (col. 7 lines 5-6) and hence are a controller of the microchip. Thus it is deemed inherent to the processor of Simar et al. that the control engine comprises a microcontroller.

14. In regard to claim 3:

15. Simar et al. further disclose a main memory (fig. 23, external memory interface indicates the presence of a main memory) linked in communication with at least one of said plurality of coprocessors (fig. 23, FU D2 is connected to the main memory via a data memory interface, data memory controller and an external memory interface).

16. In regard to claim 4:

17. Simar et al. further disclose that the said at least one coprocessor comprises a bus interface coprocessor (fig. 23, FU D2 comprises a bus interface coprocessor as it interfaces with the memory bus).

18. In regard to claim 5:

19. Simar et al. further disclose that the processing machine is used to perform a particular task (execute a program) and wherein each coprocessor (FU) is designated to perform at least one specific subtask of that particular task (each FU executes a specific operation or subtask of the program [col. 7 table 1])

20. In regard to claim 6:

21. Simar et al. further disclose that the particular task (program) comprises processing a data manipulation algorithm (data encryption, col. 85, table 54), and specific subtasks performed by separate coprocessors include a memory bus interface

function (fig. 23, FU D2 comprises a bus interface coprocessor as it interfaces with the memory bus) and a data processing algorithm function (FU S performs 32-bit arithmetic operations, col. 7, table 1).

22. In regard to claim 7:

23. Simar et al. further disclose that the data processing algorithm comprises an encryption algorithm (data encryption, col. 85, table 54).

24. In regard to claim 8:

25. Simar et al. disclose a processing machine (fig. 1) comprising:

- a) a data memory (fig. 1, element 3);
- b) a main memory (fig. 23, external memory interface indicates the presence of a main memory);
- c) a microcontroller (fig. 1, the program fetch 7a, instruction dispatch 7b, instruction decode 7c, control registers 10a, and control logic 10b are a controller of the microchip), linked in communication with the data memory (fig. 1, linked via the data path);
- d) an instruction memory (fig. 1, program memory 2), in which instructions may be stored, having an input for receiving control information from the microcontroller (fig. 1, communication link 'a' between program memory and program fetch);

- e) a first coprocessor providing a bus interface function (fig. 23, FU D2 provides a bus interface function as it interfaces with the memory bus) when operational, linked in communication with each of the main memory (fig. 23, FU D2 is connected to the main memory via a data memory interface, data memory controller and an external memory interface), the data memory (fig. 1, communication link 'b' between D2 and data memory), and the microcontroller (fig. 1), and having an input to receive instructions from the instruction memory (col. 6 lines 64-67, an instruction is fetched from the instruction memory, decoded, and sent to the FU D2); and
- f) a second coprocessor (FU M2), linked in communication with the data memory (fig. 1, via the register file and FU D2) and the microcontroller (fig. 1) and having an input to receive instructions from the instruction memory (col. 6 lines 64-67, an instruction is fetched from the instruction memory, decoded, and sent to the FU M2).

26. In regard to claim 9:

27. Simar et al. further disclose a third coprocessor (FU S2) linked in communication with the data memory (fig. 1, via the register file and FU D2) and the microcontroller (fig. 1) and having an input to receive instructions from the instruction memory (col. 6 lines 64-67, an instruction is fetched from the instruction memory, decoded, and sent to the FU S2).

28. In regard to claim 10:

29. Simar et al. further disclose a third coprocessor (FU L2) linked in communication with the data memory (fig. 1, via the register file and FU D2) and the microcontroller (fig. 1) and having an input to receive instructions from the instruction memory (col. 6 lines 64-67, an instruction is fetched from the instruction memory, decoded, and sent to the FU L2).

30. In regard to claim 11:

31. Simar et al. further disclose that each of the first and second coprocessors and the microcontroller perform simultaneous coordinated functions in response to a single instruction issued from the instruction memory (all of the functional units execute instructions simultaneously in response to a single Very Long Instruction Word (VLIW) [col. 4 lines 64-67; col. 5 line 1; col. 33, lines 46-49] issued from the program memory [fig. 1, element 2]).

32. In regard to claim 12:

33. Simar et al. further disclose that the second coprocessor is enabled to process a data manipulation algorithm (FU M2 performs 16 X 16 bit multiplies, col. 7, table 1).

34. In regard to claim 15:

35. Simar et al. disclose a method of processing a data manipulation task (a program) with a processing machine (fig. 1) including a control engine (fig. 1, the

Art Unit: 2183

program fetch unit 7a, instruction dispatch unit 7b, instruction decode unit 7c, control registers 10a, and control logic 10b) and a plurality of coprocessors (fig. 1, functional units (FU) 12a1-12a4, 12b1-12b4), comprising:

- 1) dividing the data manipulation task into a plurality of subtasks (a program is divided into a plurality of instructions);
- 2) issuing a sequence of instructions (VLIWs) having a plurality of portions (have up to 8 instructions, col. 33, lines 46-49) to the control engine and each of said plurality of coprocessors (issued to the program fetch unit [fig. 1, 7a] and the functional units [col. 33 lines 44-50] from the program memory [fig. 1, element 2]);
- 3) performing separate subtasks with the control engine (control registers 10a and the control logic 10b perform control operations in response to instructions of the VLIW [col. 7 lines 5-6; col. 8 lines 37-43]) and each of said plurality of coprocessors (the FUs perform the execution of the instructions of the VLIW [col. 4 lines 64-67; col. 5 line 1; col. 33, lines 46-49]) in response to corresponding portions of the instructions received by each of these components;
- 4) coordinating an execution of each portion of instructions (instructions of Very Long Instruction Word (VLIW) [col. 33 lines 46-49]) received by the control engine (fig. 1, program fetch unit [7a] of control engine receives the instruction) and each of said plurality of coprocessors (fig. 1, FUs 12a and 12b) such that the subtasks performed by these components are performed substantially in parallel. (control registers [10a] and the control logic [10b] of the control engine perform

the subtask of control [col. 7 lines 5-6; col. 8 lines 37-43] and all of the functional units perform the subtask of executing the instructions **in parallel** in response to the VLIW [col. 4 lines 64-67; col. 5 line 1; col. 33, lines 46-49]).

36. In regard to claim 16:

37. Simar et al. further disclose that the coordination of the execution of the portions of instructions (instructions of Very Long Instruction Word (VLIW) [col. 33 lines 46-49]) is performed by the control engine via execution control signals sent to each of said plurality of coprocessors (control registers [10a] and the control logic [10b] of the control engine perform the subtask of control [col. 7 lines 5-6; col. 8 lines 37-43] and fig. 2 shows control signals going from the control register file to the FUs).

38. In regard to claim 17:

39. Simar et al. do not explicitly mention the limitations of the processing machine comprises a programmed state machine and wherein each of the control engine and said plurality of coprocessors is caused to cycle through a respective set of machine states in response to instruction portions received by that component. However, the control engine and the plurality of coprocessors (FUs) are programmed to repeatedly go through the machine states of fetch, dispatch, decode, and execute in response to a particular instruction hence making it inherent to the VLIW processor of Simar et al. that the control engine and plurality of coprocessors cycle through a respective set of

machine states in response to instruction portions received by that component which substantiates that the VLIW processor comprises a programmed state machine.

40. In regard to claim 18:

41. Simar et al. further disclose that one of the subtasks comprises a bus interface function (fig. 23, FU D2 performs the subtask of a bus interface function as it is shown to interface with the memory bus).

42. In regard to claim 19:

43. Simar et al. do not explicitly disclose that the control engine comprises a microcontroller. However, the control registers (fig. 1, 10a) and control logic (fig. 1, 10b) of the control engine perform the function of controlling various processor operations (col. 7 lines 5-6) and hence are a controller of the microchip. Thus it is deemed inherent to the processor of Simar et al. that the control engine comprises a microcontroller.

44. In regard to claim 20:

45. Simar et al. do not explicitly mention that each instruction is issued from the instruction memory in response to an address sent to the instruction memory from the control engine. However, the program fetch unit (fig. 1, 7a) is in direct communication with the program memory (instruction memory) and receives instructions from the instruction memory. But in order to receive the instruction it requires from the instruction memory an address of the instruction must be sent first. Hence it is deemed inherent to

Art Unit: 2183

the processor of Simar et al. to issue each instruction from the instruction memory in response to an address sent to the instruction memory from the control engine.

Claim Rejections - 35 USC § 103

46. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

47. Claims **13** and **14** is rejected under 35 U.S.C. 103(a) as being unpatentable over Simar et al. (US006182203B1) in view of Bailey et al. ().

48. In regard to claim 13:

49. Although Simar et al. mentions that it is an application of the VLIW processor to perform X.25 packet switching (col. 85, table 54) and that the third coprocessor (FU-S) is in communication with the data memory (fig. 1, via register file and FU-D), it differs

Art Unit: 2183

from the present invention as it does not explicitly disclose that the third coprocessor is enabled to perform an ATM data transfer interface function.

50. Bailey et al. teach that ATM can support X.25 traffic (col. 2, lines 9-12).

51. One of ordinary skill in the art at the time of the invention would have been motivated to perform ATM packet switching using the 3rd coprocessor to transfer the ATM data as it is already in communication with the data memory.

52. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to enable the third coprocessor to perform an ATM data transfer interface function.

53. In regard to claim 14:

54. Although Simar et al. mentions that it is an application of the VLIW processor to perform X.25 packet switching (col. 85, table 54), that the third coprocessor (FU-S) is in communication with the data memory (fig. 1, via register file and FU-D), and that the fourth coprocessor (FU-L) does compare operations (col. 7, table 1) it differs from the present invention as it does not explicitly disclose that the third coprocessor is enabled to perform an ATM data transfer interface function and the fourth coprocessor is enabled to perform an ATM Adaptation Layer (AAL) function.

55. Bailey et al. teach that ATM can support X.25 traffic (col. 2, lines 9-12). They also teach that the AAL functions include segmentation, reassembly, error detection, and message identification multiplexing (col. 5, lines 38-40) which are used in packet switching.

Art Unit: 2183

56. One of ordinary skill in the art at the time of the invention would have been motivated to perform ATM packet switching using the 3rd coprocessor to transfer the ATM data as it is already in communication with the data memory and the 4th coprocessor to perform an AAL function such as error detection by compare operations.

57. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to enable the third coprocessor to perform an ATM data transfer interface function and enable the fourth coprocessor to perform an ATM Adaptation Layer function.

Conclusion

58. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty, which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections. See 37 CFR § 1.111.

- a. Partridge et al. ("A 50-Gb/s IP Router," IEEE/ACM Tran. On Networking, Vol. 6, No. 3, June 1996, pp. 237-248) disclose that the a VLIW processor can be a programmable state machine (pg.245, col. 2, 3rd para. lines 1-2)

b. Bellare et al. (US005673319) disclose that a most any modern microprocessor can perform the task of encryption (col. 4, lines 21-29).


c. Dietrich, Jr. et al. (US005457789A) discloses a SIMD processor that comprises of multiple processing elements that perform simultaneous tasks in response to a single instruction and a control unit connected to a data memory and an instruction memory.

59. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Amol V. Gole whose telephone number is 703-305-8888. The examiner can normally be reached on 9:00-6:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

AVG



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100